National Tsing Hua University Institutional Repository:A 3-Step Approach for Performance-Driven Whole Chip Routing
English  |  正體中文  |  简体中文  |  Items with full text/Total items : 54367/62174 (87%)
Visitors : 14936789      Online Users : 37
RC Version 6.0 © Powered By DSPACE, MIT. Enhanced by NTHU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version
    NTHUR > College of Electrical Engineering and Computer Science > Department of Computer Science > CS Conference Papers >  A 3-Step Approach for Performance-Driven Whole Chip Routing

    Please use this identifier to cite or link to this item:

    Title: A 3-Step Approach for Performance-Driven Whole Chip Routing
    Authors: Yih-Chih Chou
    Youn-Long Lin
    Date: 2001
    Publisher: Institute of Electrical and Electronics Engineers Computer Society
    Keywords: circuit layout CAD
    integrated circuit layout
    network routing
    Abstract: We propose a 3-step approach for whole-chip detail routing. In the first step, we construct a performance-driven Steiner tree for each net ignoring the existence of other nets. In the second step, we optimally assign significant wire segments of all trees to the tracks of a two-dimensional, two-layer grid under the design rule constraint. Finally, in the third step, we complete the remaining local short connection between net terminals and those assigned wire segments and resolve any violations or congestion. We have incorporated this approach into an industrial VDSM design flow. Experimental results on large benchmark circuits implemented in a TSMC 0.18 μm CMOS process have demonstrated the effectiveness of the proposed approach. We achieve more than 14% improvement over a state-of-art commercial performance-driven router in critical path delay. Our tool can be viewed as a preprocessor for a router. Users do not have to change their existing design flow. Only a small time-efficient step is needed to achieve the performance gain
    Relation Link:
    Appears in Collections:[Department of Computer Science] CS Conference Papers
    [Design Technology Center ] DTC Conference Papers

    Files in This Item:

    File Description SizeFormat
    2030207030053.pdf394KbAdobe PDF1613View/Open


    SFX Query


    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback