National Tsing Hua University Institutional Repository:
English  |  正體中文  |  简体中文  |  全文笔数/总笔数 : 54367/62174 (87%)
造访人次 : 14490522      在线人数 : 37
RC Version 6.0 © Powered By DSPACE, MIT. Enhanced by NTHU Library IR team.
搜寻范围 查询小技巧:
  • 您可在西文检索词汇前后加上"双引号",以获取较精准的检索结果
  • 若欲以作者姓名搜寻,建议至进阶搜寻限定作者字段,可获得较完整数据
  • 进阶搜寻
    技術報告 [1/1]
    期刊論文 [361/362]

    类别统计

    近3年内发表的文件:0(0.00%)
    含全文笔数:356(99.44%)

    文件下载次数统计
    下载大于0次:356(100.00%)
    下载大于100次:356(100.00%)
    全文下载总次数:273150(46.22%)

    最后更新时间: 2020-08-08 20:41


    上传排行

    数据加载中.....

    下载排行

    数据加载中.....

    RSS Feed RSS Feed

    跳至: [中文]   [数字0-9]   [ A B C D E F G H I J K L M N O P Q R S T U V W X Y Z ]
    请输入前几个字:   

    显示项目1-25 / 358. (共15页)
    1 2 3 4 5 6 7 8 9 10 > >>
    每页显示[10|25|50]项目

    日期题名作者
    2011 A 10 to 11.5GHz Rotational Phase and Frequency Detector for Clock Recovery Circuit Fan-Ta Chen; Min-Sheng Kao; Yu-Hao Hsu; Chih-Hsing Lin; Jen-Ming Wu; Ching-Te Chiu; Shuo-Hung Hsu
    2001 A 3-Step Approach for Performance-Driven Whole Chip Routing Yih-Chih Chou; Youn-Long Lin
    2011 A 32Gbps low propagation delay 4×4 switch IC for feedback-based system in 0.13μm CMOS technology Yu-Hao Hsu; Yang-Syu Lin; Ching-Te Chiu; Jen-Ming Wu; Shuo-Hung Hsu; Fan-Ta Chen; Min-Sheng Kao; Wei-Chih Lai; YarSun Hsu
    2010 A 32Gbps low propagation delay 4×4 switch IC for feedback-based system in 0.13μm CMOS technology Yu-Hao Hsu; Yang-Syu Lin; Ching-Te Chiu; Jen-Ming Wu; Shuo-Hung Hsu; Fan-Ta Chen; Min-Sheng Kao; YarSun Hsu
    2012 A 79GHz UWB pulse-compression vehicular radar in 90nm CMOS Kai-Wen Tan; Chang-Ming Lai; Po-Hui Lu; Chia-Hou Tu; Jen-Ming Wu; Hsu, Shawn S. H.; Guo-Wei Huang; Ta-Shun Chu
    2002 An access timing measurement unit of embedded memory Shu-Rong Lee; Ming-Jun Hsiao; Tsin-Yuan Chang
    2002 Accurate and efficient inductance extraction for SoC noise and signal integrity Li-Fu Chang; Chang, K.-J.
    2004 Accurate on-chip variation modeling to achieve design for manufacturability Keh-Jeng Chang
    2004 Accurate RT-level power estimation using up-down encoding Ming-Yi Sum; Shi-Yu Huang; Chia-Chien Weng; Kai-Shuang Chang
    2005 Accurate RTL power estimation for a security processor Kai-Shuang Chang; Chia-Chien Weng; Shi-Yu Huang
    2005 An AMBA-compliant deblocking filter IP for H.264/AVC Sheng-Yu Shih; Cheng-Ru Chang; Youn-Long Lin
    2007 Analysis and optimization of power-gated ICs with multiple power gating configurations Aida Todri; Malgorzata Marek-Sadowska; Shih-Chieh Chang
    2002 Analysis of delay test effectiveness with a multiple-clock scheme Jing-Jia Liou; Wang, L.-C.; Kwang-Ting Cheng; Dworak, J.; Mercer, M.R.; Kapur, R.; Williams, T.W.
    1991 An analytic net weighting approach for performance optimization in circuit placement Tsay,Ren-Song; Koehl,Juergen
    2004 An application-independent delay testing methodology for Island-style FPGA Peng,Yen-Lin; Liou,Jing-Jia; Huang,Chih-Tsun; Wu,Cheng-Wen
    2007 AQUILA: An equivalence verifier for large sequential circuits Shi-Yu Huang; Kwang-Ting Cheng; Kuang-Chien Chen
    1998 Architecture driven circuit partitioning Chen,Chau-Shen; Hwang,TingTing; Liu,C. L.
    2000 Array allocation taking into account SDRAM characteristics Hong-Kai Chang; Youn-Long Lin
    1996 An ATPG-based framework for verifying sequential equivalence Shi-Yu Huang; Kwang-Ting Cheng; Kuang-Chien Chen; Glaeser, U.
    2001 Automatic generation of memory built-in self-test cores for system-on-chip Cheng,Kuo-Liang; Hsueh,Chia-Ming; Huang,Jing-Reng; Yeh,Jen-Chieh; Huang,Chih-Tsun; Wu,Cheng-Wen
    2003 An automatic interconnection rectification technique for SoC design integration Chun-Yao Wang; Shing-Wu Tung; Jing-Yang Jou
    2001 An AVPG for SOC design verification with port order fault model Chun-Yao Wang; Shing-Wu Tung; Jing-Yang Jou
    2001 Binary decision diagram with minimum expected path length Yi-Yu Liu; Kuo-Hua Wang; TingTing Hwang; Liu, C.L.
    2005 A BIST scheme for FPGA interconnect delay faults Chun-Chieh Wang; Jing-Jia Liou; Yen-Lin Peng; Chih-Tsun Huang; Cheng-Wen Wu
    1995 Board-level multi-terminal net routing for FPGA-based logic emulation Mak,Wai-Kei; Wong,D. F.

    显示项目1-25 / 358. (共15页)
    1 2 3 4 5 6 7 8 9 10 > >>
    每页显示[10|25|50]项目

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 回馈