This paper presents a two-stage pseudo-differential amplifier. Rail-to-rail operations are achieved by using bulk terminals as the inputs. The positive feedback technique is used to enhance the transconductance with negative conductance. The bulk terminals of all transistors are carefully biased to lower their threshold voltages (Vth) and maximize signal swing. Using a standard 0.18-μm CMOS technology, measurement results demonstrate that gain-bandwidth product is 0.97MHz. The settling time for a 0.7-Vpp step is 2.1/μS. The input referred noise is 0.14mV at 1MHz. All the circuits dissipate 0.107μW under a single 0.7-V power supply.