National Tsing Hua University Institutional Repository:A Novel Low Gate-Count Serializer Topology with Multiplexer- Flip-Flops
English  |  正體中文  |  简体中文  |  Items with full text/Total items : 54367/62174 (87%)
Visitors : 14936331      Online Users : 52
RC Version 6.0 © Powered By DSPACE, MIT. Enhanced by NTHU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version
    NTHUR > College of Electrical Engineering and Computer Science > Department of Electrical Engineering > EE Conference Papers >  A Novel Low Gate-Count Serializer Topology with Multiplexer- Flip-Flops

    Please use this identifier to cite or link to this item:

    Title: A Novel Low Gate-Count Serializer Topology with Multiplexer- Flip-Flops
    Authors: Wei-Yu Tsai;Ching-Te Chiu;Jen-Ming Wu;Shawn S.H. Hsu;Yar-Sun Hsu
    Teacher: 吳仁銘
    Date: 2012
    Publisher: Institute of Electrical and Electronics Engineers
    Relation: Circuits and Systems (ISCAS), 2012 IEEE International Symposium on, Seoul, 20-23 May 2012, Pages 245 - 248
    Keywords: Serializer
    Multiplexer- Flip-Flops
    Abstract: This paper proposes Multiplexer-Flip-Flops (MUX-FFs) to be a high-throughput and low-cost solution for serial link transmitters. We also propose Multiplexer-Latches (MUX-Latches) that possess the logic function of combinational circuits and storing capacity of sequential circuits. Adopting the pipeline with MUX-FFs, which are composed of cascaded latches and MUX-Latches, many latch gates for sequencing can be removed. Analysis shows that an 8-to-1 serializer in the pipeline topology with MUX-FFs reduces 52% gate-count compared to the traditional pipeline topology. To verify the function of the proposed design, a chips is implemented with the proposed 8-to-1 serializer with MUX-FFs in 90 nm CMOS technology. The measured results show that the proposed serializer with MUX-FFs are bit-error-free (with BER <; 10-12), operating at up to 12 Gbit/s.
    Relation Link:
    Appears in Collections:[Department of Electrical Engineering] EE Conference Papers
    [Design Technology Center ] DTC Conference Papers
    [Institute of Communications Engineering] COM Conference Papers

    Files in This Item:

    File Description SizeFormat


    SFX Query


    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback