National Tsing Hua University Institutional Repository:A Novel Low Gate-Count Serializer Topology with Multiplexer- Flip-Flops
English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 54367/62174 (87%)
造訪人次 : 15186980      線上人數 : 89
RC Version 6.0 © Powered By DSPACE, MIT. Enhanced by NTHU Library IR team.
搜尋範圍 查詢小技巧:
  • 您可在西文檢索詞彙前後加上"雙引號",以獲取較精準的檢索結果
  • 若欲以作者姓名搜尋,建議至進階搜尋限定作者欄位,可獲得較完整資料
  • 進階搜尋
    National Tsing Hua University Institutional Repository > 電機資訊學院 > 電機工程學系 > 會議論文  >  A Novel Low Gate-Count Serializer Topology with Multiplexer- Flip-Flops


    題名: A Novel Low Gate-Count Serializer Topology with Multiplexer- Flip-Flops
    作者: Wei-Yu Tsai;Ching-Te Chiu;Jen-Ming Wu;Shawn S.H. Hsu;Yar-Sun Hsu
    教師: 吳仁銘
    日期: 2012
    出版者: Institute of Electrical and Electronics Engineers
    關聯: Circuits and Systems (ISCAS), 2012 IEEE International Symposium on, Seoul, 20-23 May 2012, Pages 245 - 248
    關鍵詞: Serializer
    Multiplexer- Flip-Flops
    摘要: This paper proposes Multiplexer-Flip-Flops (MUX-FFs) to be a high-throughput and low-cost solution for serial link transmitters. We also propose Multiplexer-Latches (MUX-Latches) that possess the logic function of combinational circuits and storing capacity of sequential circuits. Adopting the pipeline with MUX-FFs, which are composed of cascaded latches and MUX-Latches, many latch gates for sequencing can be removed. Analysis shows that an 8-to-1 serializer in the pipeline topology with MUX-FFs reduces 52% gate-count compared to the traditional pipeline topology. To verify the function of the proposed design, a chips is implemented with the proposed 8-to-1 serializer with MUX-FFs in 90 nm CMOS technology. The measured results show that the proposed serializer with MUX-FFs are bit-error-free (with BER <; 10-12), operating at up to 12 Gbit/s.
    顯示於類別:[電機工程學系] 會議論文
    [積體電路設計技術研發中心] 會議論文
    [通訊工程研究所] 會議論文


    檔案 描述 大小格式瀏覽次數


    SFX Query


    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 回饋