English  |  正體中文  |  简体中文  |  Items with full text/Total items : 54367/62174 (87%)
Visitors : 14478747      Online Users : 61
RC Version 6.0 © Powered By DSPACE, MIT. Enhanced by NTHU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version
    National Tsing Hua University Institutional Repository > 電機資訊學院 > 電機工程學系 > 會議論文  >  A 32Gbps low propagation delay 4×4 switch IC for feedback-based system in 0.13μm CMOS technology

    Please use this identifier to cite or link to this item: http://nthur.lib.nthu.edu.tw/dspace/handle/987654321/83683

    Title: A 32Gbps low propagation delay 4×4 switch IC for feedback-based system in 0.13μm CMOS technology
    Authors: Yu-Hao Hsu;Yang-Syu Lin;Ching-Te Chiu;Jen-Ming Wu;Shuo-Hung Hsu;Fan-Ta Chen;Min-Sheng Kao;Wei-Chih Lai;YarSun Hsu
    教師: 吳仁銘
    Date: 2011
    Publisher: Institute of Electrical and Electronics Engineers
    Relation: IEEE 16th Asia and South Pacific Design Automation Conf. (ASP-DAC), Japan, 2011, Nov
    Keywords: 32Gbps
    Abstract: In this paper, a low propagation delay, low power, and area-efficient 4×4 load-balanced switch circuit for feedbackbased system is presented. In this periodic and deterministic switch, only two DFFs are used to implement a pattern generator which is a O(N3) hardware complexity in traditional matching algorithm based N×N switch. For packet reordering, a feedback path is established in series of symmetric patterns. As comparing with commercial switch systems, we implement a 4×4 switch IC directly in high speed domain without the use of SERDES interfaces to achieve low propagation delay and high scalability. In CML output buffer, PMOS active load and active back-end termination are introduced. A stacked current source and symmetric topology in CML-DFF are adopted. From our results, this work efficiently deducted 28ns propagation delay, 80% area and 80% power introduced by the SERDES interface. The throughput rate is up to 32Gbps (8Gbps/Ch).
    Relation Link: http://www.ieee.org/
    URI: http://nthur.lib.nthu.edu.tw/dspace/handle/987654321/83683
    Appears in Collections:[電機工程學系] 會議論文
    [積體電路設計技術研發中心] 會議論文
    [通訊工程研究所] 會議論文

    Files in This Item:

    File Description SizeFormat


    SFX Query


    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback