National Tsing Hua University Institutional Repository:A 1.1 G MAC/s sub-word-parallel digital signal processor for wireless communication applications
English  |  正體中文  |  简体中文  |  全文笔数/总笔数 : 54367/62174 (87%)
造访人次 : 14792191      在线人数 : 104
RC Version 6.0 © Powered By DSPACE, MIT. Enhanced by NTHU Library IR team.
搜寻范围 查询小技巧:
  • 您可在西文检索词汇前后加上"双引号",以获取较精准的检索结果
  • 若欲以作者姓名搜寻,建议至进阶搜寻限定作者字段,可获得较完整数据
  • 进阶搜寻
    National Tsing Hua University Institutional Repository > 電機資訊學院 > 電機工程學系 > 期刊論文 >  A 1.1 G MAC/s sub-word-parallel digital signal processor for wireless communication applications


    jsp.display-item.identifier=請使用永久網址來引用或連結此文件: http://nthur.lib.nthu.edu.tw/dspace/handle/987654321/12208


    题名: A 1.1 G MAC/s sub-word-parallel digital signal processor for wireless communication applications
    作者: Huang, Yuan-Hao
    Ma, Hsi-Pin
    Liou, Ming-Luen
    Chiueh, Tzi-Dar
    教師: 黃元豪
    日期: 2004
    出版者: Institute of Electrical and Electronics Engineers Inc.
    關聯: Solid-State Circuits, IEEE Journal of
    Volume 39, Issue 1, Jan. 2004 Page(s):169 - 183
    关键词: Digital signal processing
    Microprocessor chips
    Wireless telecommunication systems
    Orthogonal frequency division multiplexing
    Code division multiple access
    摘要: This work proposes a communication digital signal processor (DSP) suitable for massive signal processing operations in orthogonal frequency division multiplexing (OFDM) and code-division multiple-access (CDMA) communication systems. The OFDM-based IEEE 802.11a wireless LAN transceiver and CDMA-based WCDMA uplink receiver are simulated to evaluate the computation requirements of future communication systems. The architecture of the communication digital signal processor is established according to the computational complexity of these simulations. The proposed architecture supports basic butterfly operations, single/double-precision and real- and complex-valued multiplication-and-accumulation (MAC), squared error computation, and add-compare-select (ACS) operation. This butterfly/complex MAC architecture can greatly enhance the execution efficiency of operations often found in communication applications. The processor chip is fabricated using a 0.35-μm n-well one-poly four-metal CMOS technology. The fabricated DSP chip reaches a speed of 1.1 G MAC/s when operating in the high-speed mode, and it achieves 4 M MAC/s/mW in the low-power mode.
    相関连結: http://ieeexplore.ieee.org/Xplore/dynhome.jsp
    URI: http://nthur.lib.nthu.edu.tw/handle/987654321/12208
    显示于类别:[電機工程學系] 期刊論文
    [通訊工程研究所] 期刊論文
    [積體電路設計技術研發中心] 期刊論文

    文件中的档案:

    档案 描述 大小格式浏览次数
    2030134010002.pdf1749KbAdobe PDF1838检视/开启


    在NTHUR中所有的資料項目都受到原著作權保護,僅提供學術研究及教育使用,敬請尊重著作權人之權益。若須利用於商業或營利,請先取得著作權人授權。
    若發現本網站收錄之內容有侵害著作權人權益之情事,請權利人通知本網站管理者(smluo@lib.nthu.edu.tw),管理者將立即採取移除該內容等補救措施。

    SFX Query

    與系統管理員聯絡

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 回馈