English  |  正體中文  |  简体中文  |  Items with full text/Total items : 54367/62174 (87%)
Visitors : 14522753      Online Users : 80
RC Version 6.0 © Powered By DSPACE, MIT. Enhanced by NTHU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version
    National Tsing Hua University Institutional Repository > 電機資訊學院 > 資訊工程學系 > 期刊論文 >  Cell height driven transistor sizing in a cell based static CMOS module design

    Please use this identifier to cite or link to this item: http://nthur.lib.nthu.edu.tw/dspace/handle/987654321/12619

    Title: Cell height driven transistor sizing in a cell based static CMOS module design
    Authors: How-Rern Lin
    Yu-Chin Hsu
    TingTing Hwang
    教師: 黃婷婷
    Date: 1996
    Publisher: Institute of Electrical and Electronics Engineers Inc
    Relation: IEEE Journal of Volume 31,Issue 5,May 1996, Page(s):668-676
    Keywords: CMOS integrated circuits
    circuit optimisation
    integrated circuit layout
    nonlinear programming
    IC design
    height slack
    leaf cell
    objective function
    static CMOS module layout
    timing slack
    transistor sizing
    width constraint
    Abstract: We considered a post-layout transistor sizing problem in a static CMOS module layout. The transistor sizer proposed in this paper is different from previous approaches which work on a full-custom layout and optimizes a module layout on several rows of automatically generated leaf cells. The sizing is performed at two levels. At the module level, a leaf cell is chosen based on a height slack (usable area) and timing slack. At the cell level, the cell is sized based on a width constraint imposed from the module level. The object is to minimize the difference of the actual arrival time and the required arrival time. The problem of sizing a cell is formulated as a nonlinear program. A new objective function is defined so that not only the long delay is shortened but also the short delay is lengthened. We applied an extended empirical method to solve the nonlinear programming problem. A benchmarking process has been conducted at both cell level and module level. Experiments on a set of cells show that an average of 26% performance improvement was obtained by using 0.06% more area. Moreover, for a leaf cell with multiple outputs, the sizer can indeed simultaneously make the long delay paths shorter and short delay paths longer. The results of a module level experiment show that by using height slack, the maximum delay of the circuit can be reduced up to 17.7% without area penalty for the example shown
    Relation Link: http://ieeexplore.ieee.org/Xplore/dynhome.jsp
    URI: http://nthur.lib.nthu.edu.tw/handle/987654321/12619
    Appears in Collections:[資訊工程學系] 期刊論文
    [積體電路設計技術研發中心] 期刊論文

    Files in This Item:

    File Description SizeFormat
    2030202010021.pdf972KbAdobe PDF928View/Open


    SFX Query


    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback