National Tsing Hua University Institutional Repository:Row-based cell placement method that utilizes circuit structural properties
English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 54367/62174 (87%)
造訪人次 : 15037545      線上人數 : 52
RC Version 6.0 © Powered By DSPACE, MIT. Enhanced by NTHU Library IR team.
搜尋範圍 查詢小技巧:
  • 您可在西文檢索詞彙前後加上"雙引號",以獲取較精準的檢索結果
  • 若欲以作者姓名搜尋,建議至進階搜尋限定作者欄位,可獲得較完整資料
  • 進階搜尋
    National Tsing Hua University Institutional Repository > 電機資訊學院 > 資訊工程學系 > 期刊論文 >  Row-based cell placement method that utilizes circuit structural properties


    題名: Row-based cell placement method that utilizes circuit structural properties
    作者: Tsay,Yu-Wen
    日期: 1995
    出版者: Institute of Electrical and Electronics Engineers Inc
    關鍵詞: Integrated circuit layout
    Computer aided design
    Simulated annealing
    Application specific integrated circuits
    Computational complexity
    摘要: We propose a cell placement method for row-based integrated circuit layout. The proposed method cleverly utilizes the structural properties of the circuits. It first extracts strongly connected subcircuits, called cones, from the circuit and then groups small cones, called fragments, to reduce the number of cones. The algorithm then performs a macro-cell placement, treating each cone as a soft macro. Next, it maps the resulting macro-cell placement into a row-based placement. Finally, it applies a simulated-annealing procedure to refine the row-based placement. It is able to produce, in a shorter period of CPU time, a higher quality placement compared to classical simulated-annealing-based placement methods as demonstrated by some experimental results on the MCNC benchmarks.
    顯示於類別:[資訊工程學系] 期刊論文
    [積體電路設計技術研發中心] 期刊論文
    [清大/工研院聯合研究中心] 期刊論文


    檔案 描述 大小格式瀏覽次數
    2030207010018.pdf590KbAdobe PDF1258檢視/開啟


    SFX Query


    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 回饋