National Tsing Hua University Institutional Repository:TRACER-fpga: A Router for RAM-Based FPGAs
English  |  正體中文  |  简体中文  |  全文笔数/总笔数 : 54367/62174 (87%)
造访人次 : 14654825      在线人数 : 77
RC Version 6.0 © Powered By DSPACE, MIT. Enhanced by NTHU Library IR team.
搜寻范围 查询小技巧:
  • 您可在西文检索词汇前后加上"双引号",以获取较精准的检索结果
  • 若欲以作者姓名搜寻,建议至进阶搜寻限定作者字段,可获得较完整数据
  • 进阶搜寻


    题名: TRACER-fpga: A Router for RAM-Based FPGAs
    作者: Chen,Ching-Dong
    Wu,Allen C. -H
    日期: 1995
    出版者: Institute of Electrical and Electronics Engineers Inc
    关键词: Logic gates
    Random access storage
    Cellular arrays
    Graph theory
    Simulated annealing
    Mathematical models
    Application specific integrated circuits
    Rapid prototyping
    Electric wiring
    Computer aided logic design
    摘要: We describe a routing method for the design of a class of RAM-based field programmable gate arrays (FPGA). We model the interconnect resources as a graph. A routing solution is represented as a set of disjoint trees, each connecting all terminals of a net, on the graph. An expansion router is used for connecting a net. Initially, nets are connected independently of one another. Conflicts among nets over the usage of interconnect resources are resolved iteratively by a rip-up and rerouter, which is guided by a simulated evolution-based optimization technique. The proposed approach has been implemented in a program called TRACER-fpga. As compared with CGE and SEGA, TRACER-fpga in general requires fewer routing tracks at the expense of longer wiring delay. It is suitable for low-speed applications such as hardware emulation.
    显示于类别:[資訊工程學系] 期刊論文
    [積體電路設計技術研發中心] 期刊論文
    [清大/工研院聯合研究中心] 期刊論文


    档案 描述 大小格式浏览次数
    2030207010014.pdf506KbAdobe PDF1312检视/开启


    SFX Query


    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 回馈