National Tsing Hua University Institutional Repository:TRACER-fpga: A Router for RAM-Based FPGAs
English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 54367/62174 (87%)
造訪人次 : 14636334      線上人數 : 80
RC Version 6.0 © Powered By DSPACE, MIT. Enhanced by NTHU Library IR team.
搜尋範圍 查詢小技巧:
  • 您可在西文檢索詞彙前後加上"雙引號",以獲取較精準的檢索結果
  • 若欲以作者姓名搜尋,建議至進階搜尋限定作者欄位,可獲得較完整資料
  • 進階搜尋


    題名: TRACER-fpga: A Router for RAM-Based FPGAs
    作者: Chen,Ching-Dong
    Wu,Allen C. -H
    日期: 1995
    出版者: Institute of Electrical and Electronics Engineers Inc
    關鍵詞: Logic gates
    Random access storage
    Cellular arrays
    Graph theory
    Simulated annealing
    Mathematical models
    Application specific integrated circuits
    Rapid prototyping
    Electric wiring
    Computer aided logic design
    摘要: We describe a routing method for the design of a class of RAM-based field programmable gate arrays (FPGA). We model the interconnect resources as a graph. A routing solution is represented as a set of disjoint trees, each connecting all terminals of a net, on the graph. An expansion router is used for connecting a net. Initially, nets are connected independently of one another. Conflicts among nets over the usage of interconnect resources are resolved iteratively by a rip-up and rerouter, which is guided by a simulated evolution-based optimization technique. The proposed approach has been implemented in a program called TRACER-fpga. As compared with CGE and SEGA, TRACER-fpga in general requires fewer routing tracks at the expense of longer wiring delay. It is suitable for low-speed applications such as hardware emulation.
    顯示於類別:[資訊工程學系] 期刊論文
    [積體電路設計技術研發中心] 期刊論文
    [清大/工研院聯合研究中心] 期刊論文


    檔案 描述 大小格式瀏覽次數
    2030207010014.pdf506KbAdobe PDF1312檢視/開啟


    SFX Query


    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 回饋