English  |  正體中文  |  简体中文  |  Items with full text/Total items : 54367/62174 (87%)
Visitors : 14640602      Online Users : 61
RC Version 6.0 © Powered By DSPACE, MIT. Enhanced by NTHU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version
    National Tsing Hua University Institutional Repository > 電機資訊學院 > 電機工程學系 > 會議論文  >  Via-programmable read-only memory design for full code coverage using a dynamic bit-line shielding technique

    Please use this identifier to cite or link to this item: http://nthur.lib.nthu.edu.tw/dspace/handle/987654321/13336

    Title: Via-programmable read-only memory design for full code coverage using a dynamic bit-line shielding technique
    Authors: Meng-Fan Chang
    Kuei-Ann Wen
    Ding-Ming Kwai
    教師: 張孟凡
    Date: 2005
    Publisher: Institute of Electrical and Electronics Engineers Inc.
    Relation: Records of the IEEE International Workshop on Memory Technology,Design and Testing,p 16-21,2005,Proceedings - 2005 IEEE International Workshop on Memory Technology,Design,and Testing,MTDT 2005,August 3,2005 - August 5,2005
    Keywords: CMOS memory circuits
    memory architecture
    read-only storage
    Abstract: © 2005 Institute of Electrical and Electronics Engineers-Crosstalk between bit lines leads to read-1 failure in a high-speed via-programmable read only memory (ROM) and limits the coverage of applicable code patterns. Due to the fluctuations in bit-line intrinsic and coupling capacitances, the amount of noise coupled to a selected bit line may vary, resulting in the reduction of sensing margin. In this paper, we propose a dynamic bit-line shielding (DBS) technique, suitable to be implemented in compliable ROM, to eliminate the crosstalk-induced read failure and to achieve full code coverage. Experiments of the 256Kb instances with and without the DBS circuit were undertaken using 0.25/spl mu/m and 0.18/spl mu/m standard CMOS processes. The test results demonstrate the read-1 failures and confirm that the DBS technique can remove them successfully, allowing the ROM to operate under a wide range of supply voltage.
    Relation Link: http://www.ieee.org/portal/site
    URI: http://nthur.lib.nthu.edu.tw/handle/987654321/13336
    Appears in Collections:[電機工程學系] 會議論文
    [電子工程研究所] 會議論文
    [積體電路設計技術研發中心] 會議論文

    Files in This Item:

    File Description SizeFormat
    2030142030004.pdf143KbAdobe PDF699View/Open


    SFX Query


    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback