National Tsing Hua University Institutional Repository:Post-routing redundant via insertion for yield/reliability improvement
English  |  正體中文  |  简体中文  |  全文笔数/总笔数 : 54367/62174 (87%)
造访人次 : 13942476      在线人数 : 56
RC Version 6.0 © Powered By DSPACE, MIT. Enhanced by NTHU Library IR team.
搜寻范围 查询小技巧:
  • 您可在西文检索词汇前后加上"双引号",以获取较精准的检索结果
  • 若欲以作者姓名搜寻,建议至进阶搜寻限定作者字段,可获得较完整数据
  • 进阶搜寻
    National Tsing Hua University Institutional Repository > 電機資訊學院 > 資訊工程學系 > 會議論文  >  Post-routing redundant via insertion for yield/reliability improvement


    jsp.display-item.identifier=請使用永久網址來引用或連結此文件: http://nthur.lib.nthu.edu.tw/dspace/handle/987654321/13678


    题名: Post-routing redundant via insertion for yield/reliability improvement
    作者: Lee,Kuang-Yao
    Wang,Ting-Chi
    教師: 王廷基
    日期: 2006
    出版者: Institute of Electrical and Electronics Engineers Inc
    關聯: Design Automation, 2006. Asia and South Pacific Conference on
    24-27 Jan. 2006 Page(s):6 pp.
    关键词: Routers
    Reliability
    Failure analysis
    Algorithms
    Graphic methods
    Heuristic methods
    Program processors
    Mathematical models
    Problem solving
    摘要: Reducing the yield loss due to via failure is one of the important problems in design for manufacturability. A well known and highly recommended method to improve via yield/reliability is to add redundant vias. In this paper we study the problem of post-routing redundant via insertion and formulate it as a maximum independent set (MIS) problem. We present an efficient graph construction algorithm to model the problem, and an effective MIS heuristic to solve the problem. The experimental results show that our MIS heuristic inserts more redundant vias and distributes them more uniformly among via layers than a commercial tool and an existing method. The number of inserted redundant vias can be increased by up to 21.24%. Besides, since redundant vias can be classified into on-track and off-track ones, and on-track ones have better electrical properties, we also present two methods (one is modified from the MIS heuristic, and the other is applied as a post processor) to increase the amount of ontrack redundant vias. The experimental results indicate that both methods perform very well. © 2006 IEEE.
    相関连結: http://www.ieee.org/
    URI: http://nthur.lib.nthu.edu.tw/handle/987654321/13678
    显示于类别:[資訊工程學系] 會議論文
    [積體電路設計技術研發中心] 會議論文

    文件中的档案:

    档案 描述 大小格式浏览次数
    2030229030004.pdf436KbAdobe PDF662检视/开启


    在NTHUR中所有的資料項目都受到原著作權保護,僅提供學術研究及教育使用,敬請尊重著作權人之權益。若須利用於商業或營利,請先取得著作權人授權。
    若發現本網站收錄之內容有侵害著作權人權益之情事,請權利人通知本網站管理者(smluo@lib.nthu.edu.tw),管理者將立即採取移除該內容等補救措施。

    SFX Query

    與系統管理員聯絡

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 回馈