English  |  正體中文  |  简体中文  |  Items with full text/Total items : 54367/62174 (87%)
Visitors : 13864609      Online Users : 82
RC Version 6.0 © Powered By DSPACE, MIT. Enhanced by NTHU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version
    National Tsing Hua University Institutional Repository > 電機資訊學院 > 資訊工程學系 > 會議論文  >  Module placement with boundary constraints using the sequence-pair representation


    Please use this identifier to cite or link to this item: http://nthur.lib.nthu.edu.tw/dspace/handle/987654321/13694


    Title: Module placement with boundary constraints using the sequence-pair representation
    Authors: Jianbang Lai
    Ming-Shiun Lin
    Ting-Chi Wang
    Wang, L.-C.
    教師: 王廷基
    Date: 2001
    Publisher: Institute of Electrical and Electronics Engineers Inc
    Relation: Design Automation Conference, 2001. Proceedings of the ASP-DAC 2001. Asia and South Pacific
    30 Jan.-2 Feb. 2001 Page(s):515 - 520
    Keywords: VLSI
    circuit layout CAD
    integrated circuit layout
    simulated annealing
    I/O pads
    IC layout
    VLSI module placement
    boundary constraints
    placement topology
    pre-specified boundaries
    sequence-pair representation
    simulated annealing based algorithm
    Abstract: In VLSI module placement, it is very practical to consider placing some modules along the pre-specified boundaries of the chip so that the modules are easier to be connected to certain I/O pads. In this paper, we study the module placement problem where some modules have boundary constraints, and present a simulated annealing based algorithm that represents each placement topology by a sequence-pair. The major contribution of our algorithm is that a feasible placement is always obtainable. Our algorithm has been implemented, and its effectiveness is supported by the encouraging experimental results
    Relation Link: http://www.ieee.org/
    URI: http://nthur.lib.nthu.edu.tw/handle/987654321/13694
    Appears in Collections:[資訊工程學系] 會議論文
    [積體電路設計技術研發中心] 會議論文

    Files in This Item:

    File Description SizeFormat
    2030229030039.pdf766KbAdobe PDF765View/Open


    在NTHUR中所有的資料項目都受到原著作權保護,僅提供學術研究及教育使用,敬請尊重著作權人之權益。若須利用於商業或營利,請先取得著作權人授權。
    若發現本網站收錄之內容有侵害著作權人權益之情事,請權利人通知本網站管理者(smluo@lib.nthu.edu.tw),管理者將立即採取移除該內容等補救措施。

    SFX Query

    與系統管理員聯絡

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback