English  |  正體中文  |  简体中文  |  Items with full text/Total items : 54367/62174 (87%)
Visitors : 11232488      Online Users : 96
RC Version 6.0 © Powered By DSPACE, MIT. Enhanced by NTHU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version
    National Tsing Hua University Institutional Repository > 電機資訊學院 > 資訊工程學系 > 會議論文  >  A 2.64GHz wide range low power DLL-based frequency multiplier with CML circuits using adaptive body bias


    Please use this identifier to cite or link to this item: http://nthur.lib.nthu.edu.tw/dspace/handle/987654321/15899


    Title: A 2.64GHz wide range low power DLL-based frequency multiplier with CML circuits using adaptive body bias
    Authors: Chih-Hsing Lin;Ching-Te Chiu
    教師: 邱瀞德
    Date: 2008
    Publisher: Institute of Electrical and Electronics Engineers
    Relation: IEEE International Conference on Electronics, Circuits, and Systems, St. Julien's, Aug. 31 2008-Sept. 3 2008, pages 790 - 793
    Keywords: delay-locked loop based
    adaptive body biasing
    current mode logic
    exclusive-OR
    voltage control delay line
    Abstract: ©2008 IEEE-A wide-range, low-power delay-locked loop based (DLL-based) frequency multiplier with the PMOS active load and adaptive body biasing (ABB) circuit is proposed. Adding the PMOS active load in the delay cells has the inductive-peaking effect to increase the operation frequency range. With the clocked-power ABB current mode logic (CML) exclusive-OR (XOR) circuit, the frequency multiplier can achieve power saving to 54.9% compared with convention CML XOR circuits. This is achieved by reducing the supply voltage to 1 V and dc-level of the differential inputs, while maintaining the original swing of differential outputs. The frequency multiplier can generate N times of frequency of the input clock when the number of delay cells (N) in the voltage control delay line (VCDL) is even. The proposed DLL-based frequency multiplier can operate from 80 MHz to 2.64 GHz using 0.18 mum CMOS process. The measured peak-to-peak jitters of the DLL core are 30.56 ps at 330 MHz and 70 ps at 80 MHz. The power consumption and jitter of the proposed frequency multiplier at 2.64 GHz are 27.79 mW and 23.5 ps, respectively.
    Relation Link: http://www.ieee.org/
    URI: http://nthur.lib.nthu.edu.tw/handle/987654321/15899
    Appears in Collections:[資訊工程學系] 會議論文

    Files in This Item:

    File SizeFormat
    0KbUnknown1261View/Open


    在NTHUR中所有的資料項目都受到原著作權保護,僅提供學術研究及教育使用,敬請尊重著作權人之權益。若須利用於商業或營利,請先取得著作權人授權。
    若發現本網站收錄之內容有侵害著作權人權益之情事,請權利人通知本網站管理者(smluo@lib.nthu.edu.tw),管理者將立即採取移除該內容等補救措施。

    SFX Query

    與系統管理員聯絡

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback