English  |  正體中文  |  简体中文  |  Items with full text/Total items : 54367/62174 (87%)
Visitors : 11333391      Online Users : 77
RC Version 6.0 © Powered By DSPACE, MIT. Enhanced by NTHU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version
    專利 [208/261]
    專書論文 [1/1]
    技術報告 [14/14]
    會議論文 [1843/3887]
    考古題 [63/63]

    Collection Statistics

    近3年內發表的文件:0(0.00%)
    含全文筆數:2667(84.72%)

    文件下載次數統計
    下載大於0次:2667(100.00%)
    下載大於100次:2467(92.50%)
    檔案下載總次數:905180(57.43%)

    最後更新時間: 2018-09-18 12:57


    Top Upload

    Loading...

    Top Download

    Loading...

    RSS Feed RSS Feed

    Jump to: [Chinese Items]   [0-9]   [ A B C D E F G H I J K L M N O P Q R S T U V W X Y Z ]
    or enter the first few letters:   

    Showing items 1-25 of 3148. (126 Page(s) Totally)
    1 2 3 4 5 6 7 8 9 10 > >>
    View [10|25|50] records per page

    DateTitleAuthors
    2008 A 0.18-μm CMOS Balanced Amplifier for 24-GHz Applications Jin, Jun-De; Hsu, Shawn S. H.
    2007 A 0.26-mu m(2) U-Shaped nitride-based programming cell on pure 90-nm CMOS technology Lai HC; Cheng KY; King YC; Lin CJ
    2007 A 0.26-μm2 U-Shaped Nitride-Based Programming Cell on Pure 90-nm CMOS Technology Lai, Han-Chao; Cheng, Kai-Yuan; King, Ya-Chin; Lin, Chrong-Jung
    2008 A 1-V 45-GHz balanced amplifier with 21.5-dB gain using 0.18-mu m CMOS technology Jin, Jun-De; Hsu, Shawn S. H.
    2008 A 1-V CMOS pseudo-differential amplifier with multiple common-mode stabilization and frequency compensation loops Meng-Hung Shen; Po-Hsiang Lan; Po-Chiun Huang
    2004 A 1.1 G MAC/s sub-word-parallel digital signal processor for wireless communication applications Huang, Yuan-Hao; Ma, Hsi-Pin; Liou, Ming-Luen; Chiueh, Tzi-Dar
    2004 A 1.1 G MAC/s sub-word-parallel digital signal processor for wireless communication applications Yuan-Hao Huang; Hsi-Pin Ma; Ming-Luen Liou; Tzi-Dar Chiueh
    2006 A 1.2-V 0.25-/spl mu/m clock output pixel architecture with wide dynamic range and self-offset cancellation Lai,Cheng-Hsiao; King,Ya-Chin; Huang,Shi-Yu
    2006 A 1.2-V 0.25-mu m clock output pixel architecture with wide dynamic range and self-offset cancellation Lai CH; King YC; Huang SY
    2006 A 1.2-V 0.25-μm clock output pixel architecture with wide dynamic range and self-offset cancellation Lai,Cheng-Hsiao; King,Ya-Chin; Huang,Shi-Yu
    2005 A 1.2V 0.25-µm clock output pixel sensor with wide dynamic range Lai,Cheng-Hsiao; King,Ya-Chin; Huang,Shi-Yu
    2002 1.3 μm InAsP multiquantum well laser diodes with the n-type modulation-doped InAsP/InP/InGaP active region Lei PH; Wu MY; Wu MC; Lee CY; Ho WJ; Lin CC
    2002 1.3μm n-type modulation-doped AlGaInAs/AlGaInAs strain-compensated multiple-quantum-well laser diodes Lei PH; Lin CC; Ho WJ; Wu MC; Laih LW
    1999 The 1/f noise associated with electromigration in AlSiCu thin films Yu Cheng; Jeng Gong; Der-Ming Liou; Hoshin Yee
    2009 A 10 Gbit/s Optical Receiver Analog Front-End with Input Parasitic Capacitance Immunization Technique Ji-Chen Huang, Yu-Sheng Lai, and Klaus Y.-J. Hsu
    1992 A 10 GHz bandwidth pseudomorphic GaAs/InGaAs/AlGaAs MODFET-based OEIC receiver A. Ketterson; J. -W. Seo; M. Tong; K. Nummila; D. Ballegeer; S. -M. Kang; K. Y. Cheng; I. Adesida
    2009 A 10-Gb/s CML I/O circuit for backplane interconnection in 0.18-μm CMOS technology Kao, Min-Sheng; Wu, Jen-Ming; Lin, Chih-Hsing; Chen, Fan-Ta; Chiu, Ching-Te; Hsu, Shawn S. H.
    2006 10-Gb/s operation of an In0.53 Ga0.47 As p-i-n photodiode on metamorphic InGaP buffered semi-insulating GaAs substrate Liao, Yu-Sheng; Lin, Gong-Ru; Kuo, Hao-Chung; Feng, Kai-Ming; Feng, Milton
    2006 10-Gbps Operation of an In0.53Ga0.47As p-i-n Photodiode on Metamorphic InGaP Buffered Semi-Insulating GaAs Substrate Yu-Sheng Liao; Gong-Ru Lin; Hao-Chung Kuo; Kai-Ming Feng; Milton Feng
    2009 A 10.5 Gb/s transimpedance amplifier using capacitive emitter degeneration technique Huang, Ji-Chen; Lai,Kuang-Sheng; Hsu,Klaus Y.J.
    2009 A 10Gb/s CML I/O Circuit for Backplane Interconnect in 0.18μm CMOS Technology M.-S. Kao; J.-M. Wu; C.-H.Lin; F.-T. Chen; C.-T. Chiu; S.-H. Hsu
    2004 A 123-mW Digital Beamforming Receiver for Third-Generation W-CDMA Uplink Communications Hsi-Pin Ma; Ming-Luen Liou; Tzi-Dar Chiueh
    2004 A 123-mW W-CDMA uplink baseband receiver IC with beamforming capability Hsi-Pin Ma; Ming-Luen Liou; Tzi-Dar Chiueh
    1999 A 155-MHz BiCMOS automatic gain control amplifier Po-Chiun Huang; Chen-Yi Huang; Chorng-Kuang Wang
    2003 A 1f3W Grid-Connection PV Power Inverter with Partial Active Power Filter Tsai-Fu Wu; Chih-Lung Shen; Chien-Hsuan Chang; Jei-Yang Chiu

    Showing items 1-25 of 3148. (126 Page(s) Totally)
    1 2 3 4 5 6 7 8 9 10 > >>
    View [10|25|50] records per page

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback