National Tsing Hua University Institutional Repository:
English  |  正體中文  |  简体中文  |  全文笔数/总笔数 : 54367/62174 (87%)
造访人次 : 9734924      在线人数 : 101
RC Version 6.0 © Powered By DSPACE, MIT. Enhanced by NTHU Library IR team.
搜寻范围 查询小技巧:
  • 您可在西文检索词汇前后加上"双引号",以获取较精准的检索结果
  • 若欲以作者姓名搜寻,建议至进阶搜寻限定作者字段,可获得较完整数据
  • 进阶搜寻

    子类别

    技術報告 [1/1]
    期刊論文 [20/20]

    邻近社群


    原子科學技術發展中心 [1/1]
    奈微與材料科技中心 [122/134]
    實驗動物房 [14/14]
    研究中心出版品 [345/345]
    積體電路設計技術研發中心 [718/721]
    電腦與通訊科技研發中心 [817/845]
    光電研究中心 [63/69]
    腦科學研究中心 [52/57]

    社群统计


    近3年内发表的文件:0(0.00%)
    含全文笔数:21(100.00%)

    文件下载次数统计
    下载大于0次:21(100.00%)
    下载大于100次:21(100.00%)
    全文下载总次数:20108(0.11%)

    最后更新时间: 2017-09-23 20:05

    上传排行

    数据加载中.....

    下载排行

    数据加载中.....

    RSS Feed RSS Feed
    跳至:
    或输入年份:
    由新到旧排序 由最旧的开始

    显示项目1-21 / 21. (共1页)
    1 
    每页显示[10|25|50]项目

    日期题名作者
    1997 低功率無線傳輸系統晶片設計及相關設計技術之研究---總計畫(II) 吳誠文; 黃婷婷; 林永隆; 吳中浩; 呂忠津
    2002 Effective Enforcement of Path Delay Constraints in Performance-Driven Placement Chou,Yih-Chih; Lin,Youn-Long
    1999 Timing-driven soft-macro placement and resynthesis method in interaction with chip floorplanning Su,Hsiao-Pin; Wu,Allen C. -H; Lin,Youn-Long
    1999 Timing-driven soft-macro resynthesis method in interaction with chip floorplanning Su,Hsiao-Pin; Wu,Allen C. -H; Lin,Youn-Long
    1997 Phase assignment method for virtual-wire-based hardware emulation Su,Hsiao-Pin; Lin,Youn-Long
    1996 Register minimization beyond sharing among variables Wu,Tsung-Yi; Lin,Youn-Long
    1995 Row-based cell placement method that utilizes circuit structural properties Tsay,Yu-Wen; Lin,Youn-Long
    1995 Combining technology mapping and placement for delay-minimization in FPGA designs Chen,Chau-Shen; Tsay,Yu-Wen; Hwang,TingTing; Wu,Allen C. H.; Lin,Youn-Long
    1995 TRACER-fpga: A Router for RAM-Based FPGAs Chen,Ching-Dong; Lee,Yuh-Sheng; Wu,Allen C. -H; Lin,Youn-Long
    1994 Performance-driven interconnection optimization for microarchitecture synthesis Jiang,Yi-Min; Lee,Tsing-Fa; Hwang,Ting Ting; Lin,Youn-Long
    1994 Transformation-based method for loop folding Lee,Tsing-Fa; Wu,Allen C. -H; Lin,Youn-Long; Gajski,Daniel D.
    1993 An Efficient Layout Style for 2-Metal CMOS Leaf Cells and Its Automatic Synthesis Hwang,Chi Yi; Hsieh,Yung-Ching; Lin,Youn-Long; Hsu,Yu-Chin
    1993 PLS: A scheduler for pipeline synthesis Hwang,Cheng-Tsung; Hsu,Yu-Chin; Lin,Youn-Long
    1992 A systolic algorithm for the k-nearest neighbors problem Chen,Yirng-An; Lin,Youn-Long; Chang,Long-Wen
    1991 Combining logic minimization and folding for PLAs Hsu,Yu-Chin; Lin,Youn-Long; Hsieh,Hang-Ching; Chao,Ting-Hai
    1991 LiB: A CMOS cell compiler Hsieh,Yung-Ching; Hwang,Chi-Yi; Lin,Youn-Long; Hsu,Yu-Chin
    1991 Channel density reduction by routing over the cells Lin,Min-Siang; Perng,Hourng-Wern; Hwang,Chi-Yi; Lin,Youn-Long
    1990 Hybrid routing Lin,Youn-Long; Hsu,Yu-Chin; Tsai,Fur-Shing
    1990 Fast transistor-chaining algorithm for CMOS cell layout Hwang,Chi-Yi; Hsieh,Yung-Ching; Lin,Youn-Long; Hsu,Yu-Chin
    1989 SILK: A simulated evolution router Lin,Youn-Long; Hsu,Yu-Chin; Tsai,Fur-Shing
    1988 Les: a layout expert system Lin,Youn-Long; Gajski,Daniel D.

    显示项目1-21 / 21. (共1页)
    1 
    每页显示[10|25|50]项目

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 回馈