National Tsing Hua University Institutional Repository:An area-efficient pipelined VLSI architecture for decoding of Reed-Solomon codes based on a time-domain algorithm
English  |  正體中文  |  简体中文  |  全文笔数/总笔数 : 54367/62174 (87%)
造访人次 : 14652874      在线人数 : 64
RC Version 6.0 © Powered By DSPACE, MIT. Enhanced by NTHU Library IR team.
搜寻范围 查询小技巧:
  • 您可在西文检索词汇前后加上"双引号",以获取较精准的检索结果
  • 若欲以作者姓名搜寻,建议至进阶搜寻限定作者字段,可获得较完整数据
  • 进阶搜寻
    National Tsing Hua University Institutional Repository > 電機資訊學院 > 電機資訊學院學士班 > 期刊論文 >  An area-efficient pipelined VLSI architecture for decoding of Reed-Solomon codes based on a time-domain algorithm


    jsp.display-item.identifier=請使用永久網址來引用或連結此文件: http://nthur.lib.nthu.edu.tw/dspace/handle/987654321/41795


    题名: An area-efficient pipelined VLSI architecture for decoding of Reed-Solomon codes based on a time-domain algorithm
    作者: Jah-Ming Hsu;Chin-Liang Wang
    教師: 王晉良
    日期: 1997
    出版者: Institute of Electrical and Electronics Engineers
    關聯: Circuits and Systems for Video Technology, IEEE Transactions ,Volume 7, Issue 6, Dec. 1997, Page(s) 864 - 871
    关键词: area-efficient pipelined VLSI architecture
    Reed-Solomon codes
    time-domain algorithm
    摘要: © 1997 Institute of Electrical and Electronics Engineers - Reed-Solomon (RS) codes have been widely used in a variety of communication systems to protect digital data against errors occurring in the transmission process. Since the decoding process for RS codes is rather computation-extensive, special-purpose hardware structures are often necessary for it to meet the real-time requirements. In this paper, an area-efficient pipelined very large scale integration (VLSI) architecture is proposed for RS decoding. The architecture is developed based on a time domain algorithm using the remainder decoding concept. A prominent feature of the proposed system is that, for a t-error-correcting RS code with block length n, it involves only 2t consecutive symbols to compute a discrepancy value in the decoding process, instead of n consecutive symbols used in the previous RS decoders based on the same algorithm without using the remainder decoding concept. The proposed RS decoder can process one data block every n clock cycles, i.e., the average decoding rate is one symbol per clock cycle. As compared to a similar pipelined RS decoder with the same decoding rate, it gains significant improvements in hardware complexity and latency
    URI: http://www.ieee.org/
    http://nthur.lib.nthu.edu.tw/handle/987654321/41795
    显示于类别:[電機資訊學院學士班] 期刊論文

    文件中的档案:

    档案 大小格式浏览次数
    0KbUnknown1762检视/开启


    在NTHUR中所有的資料項目都受到原著作權保護,僅提供學術研究及教育使用,敬請尊重著作權人之權益。若須利用於商業或營利,請先取得著作權人授權。
    若發現本網站收錄之內容有侵害著作權人權益之情事,請權利人通知本網站管理者(smluo@lib.nthu.edu.tw),管理者將立即採取移除該內容等補救措施。

    SFX Query

    與系統管理員聯絡

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 回馈