English  |  正體中文  |  简体中文  |  Items with full text/Total items : 54367/62174 (87%)
Visitors : 13686845      Online Users : 46
RC Version 6.0 © Powered By DSPACE, MIT. Enhanced by NTHU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version
    National Tsing Hua University Institutional Repository > 電機資訊學院 > 電機資訊學院學士班 > 會議論文 >  A 10 Gb/s wide-band current-mode logic I/O interface for high-speed interconnect in 0.18 μm CMOS technology


    Please use this identifier to cite or link to this item: http://nthur.lib.nthu.edu.tw/dspace/handle/987654321/41880


    Title: A 10 Gb/s wide-band current-mode logic I/O interface for high-speed interconnect in 0.18 μm CMOS technology
    Authors: Ching-Te Chiu;Jen-Ming Wu;Shuo-Hung Hsu;Min-Sheng Kao;Chih-Hsien Jen;Yarsun Hsu
    教師: 吳仁銘
    Date: 2005
    Publisher: Institute of Electrical and Electronics Engineers
    Relation: SOC Conference, 2005. Proceedings. IEEE International , 25-28 Sept. 2005 , Page(s) 257 - 260
    Keywords: CML
    PMOS
    Abstract: © 2005 Institute of Electrical and Electronics Engineers - A low power, area-efficient 10 Gb/s wide-band current-mode logic (CML) I/O interface for high-speed interconnect is presented in this paper. This interface consists of input equalizer, limiting amplifier, CML buffer and output voltage-peaking circuit. Several wide-band techniques for this work are adopted to broaden the bandwidth and realize the circuit in 10 Gb/s operation. The techniques include PMOS active load inductive-peaking, active feedback and Cherry-Hooper topology. These techniques can reduce 80% of the circuit area compared to the circuit area with on-chip inductors. The integration of the input equalizer and output voltage-peaking is also verified in this paper to provide robust I/O interface for high-speed interconnect and compensate transmission signal attenuation in the backplane. This work has been implemented in a 0.18 μm CMOS technology. The total power consumption of the I/O interface is only 70mW. The areas of input and output interface are 0.02mm2 and 0.008mm2. The input interface can operate at 10 Gb/s with 40dB input dynamic range and 4mV input sensitivity
    URI: http://www.ieee.org/
    http://nthur.lib.nthu.edu.tw/handle/987654321/41880
    Appears in Collections:[電機資訊學院學士班] 會議論文

    Files in This Item:

    File SizeFormat
    0KbUnknown1681View/Open


    在NTHUR中所有的資料項目都受到原著作權保護,僅提供學術研究及教育使用,敬請尊重著作權人之權益。若須利用於商業或營利,請先取得著作權人授權。
    若發現本網站收錄之內容有侵害著作權人權益之情事,請權利人通知本網站管理者(smluo@lib.nthu.edu.tw),管理者將立即採取移除該內容等補救措施。

    SFX Query

    與系統管理員聯絡

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback