English  |  正體中文  |  简体中文  |  Items with full text/Total items : 54367/62174 (87%)
Visitors : 13872798      Online Users : 40
RC Version 6.0 © Powered By DSPACE, MIT. Enhanced by NTHU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version
    National Tsing Hua University Institutional Repository > 工學院  > 工業工程與工程管理學系 > 會議論文  >  A cost-based heuristic for statistically determining sampling frequency in a wafer fab


    Please use this identifier to cite or link to this item: http://nthur.lib.nthu.edu.tw/dspace/handle/987654321/46432


    Title: A cost-based heuristic for statistically determining sampling frequency in a wafer fab
    Authors: Chen-Fu Chien;Shao-Chung Hsu;Peng, S.;Chia-Hung Wu
    教師: 簡禎富
    Date: 2000
    Publisher: Institute of Electrical and Electronics Engineers
    Relation: 2000 Semiconductor Manufacturing Technology Workshop, Hsinchu, Taiwan, 14-15 June 2000, pages 217 - 229
    Keywords: Bayes methods
    costing
    inspection
    integrated circuit economics
    integrated circuit testing
    integrated circuit yield
    probability
    process monitoring
    production testing
    quality control
    sampling methods
    Abstract: In wafer fabrication, because of the long cycle time, the high yield uncertainty and the high manufacturing cost, earlier process monitoring and control are critical. Thus, a number of inspection and measurement stations are set in the fabrication process to assure that the wafer quality meets the specific requirements. Researchers have applied the acceptance sampling plan to determine whether a lot is accepted or not. Due to the limited capacities and costs for in-line wafer inspections, only certain wafers are inspected among a specific number of lots. Thus, it is important to determine the sampling strategy that minimizes the total expected costs, including the inspection costs, false-alarm costs, out-of-control costs, in-control costs, and the costs from the false-passed wafers. In this study, we developed a cost-based heuristic for statistically determining the sampling frequency in wafer fab based on the economics, control chart design, Bayesian decision analysis, and the acceptance sampling strategy. We aimed to determine the optimal sampling frequency that trades off the various risks (i.e. the aggregation of cost and probability)
    URI: http://www.ieee.org/
    http://nthur.lib.nthu.edu.tw/dspace/handle/987654321/46432
    Appears in Collections:[工業工程與工程管理學系] 會議論文

    Files in This Item:

    File Description SizeFormat
    index.html0KbHTML924View/Open


    在NTHUR中所有的資料項目都受到原著作權保護,僅提供學術研究及教育使用,敬請尊重著作權人之權益。若須利用於商業或營利,請先取得著作權人授權。
    若發現本網站收錄之內容有侵害著作權人權益之情事,請權利人通知本網站管理者(smluo@lib.nthu.edu.tw),管理者將立即採取移除該內容等補救措施。

    SFX Query

    與系統管理員聯絡

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback