English  |  正體中文  |  简体中文  |  Items with full text/Total items : 54367/62174 (87%)
Visitors : 9742922      Online Users : 128
RC Version 6.0 © Powered By DSPACE, MIT. Enhanced by NTHU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version
    National Tsing Hua University Institutional Repository > 電機資訊學院 > 電機工程學系 > 會議論文  >  A 0.13mm CMOS 4-channel timed array transmitter chipset with sub-200ps switches and all-digital timing circuitry


    Please use this identifier to cite or link to this item: http://nthur.lib.nthu.edu.tw/dspace/handle/987654321/68000


    Title: A 0.13mm CMOS 4-channel timed array transmitter chipset with sub-200ps switches and all-digital timing circuitry
    Authors: Z. Safarian;T. Chu;H. Hashemi
    教師: 朱大舜
    Date: 2008
    Publisher: Institute of Electrical and Electronics Engineers
    Relation: IEEE Radio Frequency Integrated Circuits Symposium (RFIC), April 14-June 14, 2008, Pages 601-604
    Keywords: CMOS
    chipset
    Abstract: A 4-channel ultra wideband timed array transmitter chipset is reported in 0.13 mum CMOS technology that is suitable for radar and imaging applications. It consists of an all-digital timing control and impulse generation circuitry chip and a set of UWB pulse forming switches. The all-digital chip creates desired delayed versions of an input pulse sequence, which may be coded and/or pulse position modulated, for all 4 channels. It also converts the input pulse sequence to an impulse sequence. The all-digital chip can be directly connected to an antenna array to generate non-carrier based (impulse) waveforms. It can also control the timing of UWB pulse forming switches that are connected to an antenna array to generate carrier based (pulsed sinusoid) waveforms. The delay difference resolution and maximum delay difference between the impulse sequences at adjacent channels are 180ps and 880ps, respectively. The UWB pulse forming switches achieve sub-200ps rise/fall time with isolation higher than 40dB and insertion loss better than 4dB between DC-6GHz. The proposed UWB timed array architecture eliminates the need for area and power hungry true time delay circuitry that would have been otherwise needed for beam-forming.
    Relation Link: http://www.ieee.org/index.html
    URI: http://nthur.lib.nthu.edu.tw/dspace/handle/987654321/68000
    Appears in Collections:[電機工程學系] 會議論文

    Files in This Item:

    File Description SizeFormat
    index.html0KbHTML1083View/Open


    在NTHUR中所有的資料項目都受到原著作權保護,僅提供學術研究及教育使用,敬請尊重著作權人之權益。若須利用於商業或營利,請先取得著作權人授權。
    若發現本網站收錄之內容有侵害著作權人權益之情事,請權利人通知本網站管理者(smluo@lib.nthu.edu.tw),管理者將立即採取移除該內容等補救措施。

    SFX Query

    與系統管理員聯絡

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback