National Tsing Hua University Institutional Repository:A low-power SRAM for Viterbi decoder in wireless communication
English  |  正體中文  |  简体中文  |  全文笔数/总笔数 : 54367/62174 (87%)
造访人次 : 14538251      在线人数 : 72
RC Version 6.0 © Powered By DSPACE, MIT. Enhanced by NTHU Library IR team.
搜寻范围 查询小技巧:
  • 您可在西文检索词汇前后加上"双引号",以获取较精准的检索结果
  • 若欲以作者姓名搜寻,建议至进阶搜寻限定作者字段,可获得较完整数据
  • 进阶搜寻
    National Tsing Hua University Institutional Repository > 電機資訊學院 > 電機工程學系 > 期刊論文 >  A low-power SRAM for Viterbi decoder in wireless communication


    题名: A low-power SRAM for Viterbi decoder in wireless communication
    作者: Shin-Pao Cheng;Shi-Yu Huang
    教師: 黃錫瑜
    日期: 2008
    出版者: Institute of Electrical and Electronics Engineers
    關聯: Consumer Electronics, IEEE Transactions, Institute of Electrical and Electronics Engineers, Volume 54, Issue 2, May 2008, Pages 290 - 295
    关键词: SRAM
    摘要: In a consumer electronic device, the embedded memories often consume a major portion of the total power. In this paper, we present a low-power SRAM design for a Viterbi decoder, featuring a quiet-bitline architecture with two techniques. Firstly, we use a one-side driving scheme for the write operation to prevent the excessive full-swing charging on the bitlines. Secondly, we use a precharge-free pulling scheme for the read operation so as to keep all bitlines at low voltages at all times. Silicon results shows that such architecture can lead to a significant 70%power reduction over a self-designed baseline low-power SRAM macro.
    显示于类别:[電機工程學系] 期刊論文


    档案 描述 大小格式浏览次数


    SFX Query


    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 回馈