English  |  正體中文  |  简体中文  |  Items with full text/Total items : 54367/62174 (87%)
Visitors : 10037601      Online Users : 125
RC Version 6.0 © Powered By DSPACE, MIT. Enhanced by NTHU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version
    National Tsing Hua University Institutional Repository > 電機資訊學院 > 電機工程學系 > 會議論文  >  Vector Register Design with Register Bypassing for Embedded DSP Core


    Please use this identifier to cite or link to this item: http://nthur.lib.nthu.edu.tw/dspace/handle/987654321/83680


    Title: Vector Register Design with Register Bypassing for Embedded DSP Core
    Authors: Ming-Yen Hong;Jen-Ming Wu
    教師: 吳仁銘
    Date: 2012
    Publisher: Institute of Electrical and Electronics Engineers
    Relation: IEEE 14th International Conference on High Performance Computing and Communications (HPCC) / IEEE 9th International Conference on Embedded Software and Systems (ICESS), Liverpool, ENGLAND, JUN 25-27, 2012
    Keywords: Single Instruction Multiple Data
    digital signal processor
    multimedia computing
    register file architecture
    Abstract: In this paper, we address the register file design with Single Instruction Multiple Data (SIMD) for multimedia processing applications. In a 32-bit processor, for one data unit of 8-bit in width, one SIMD instruction can operate on four units at a time and thus reach data parallelism of four. The data units are regarded as subwords in SIMD processing. However, performance of SIMD is often restricted by ill subword permutation in register file. Therefore, we present a architecture of register file called Vector Register File (VRF) to improve the subwords permutation latency. Consequently, heavy data traffics between memory and register file can be avoided. A proprietary DSP core (codename Starfish) with simulation tool chain has been developed. The simulation and the debugging flow on the proprietary DSP core to evaluate the performance are presented. Several test benches, such as matrix transposition, deblocking filter, and discrete cosine transform (DCT) based on H.264/AVC, are applied for performance evaluation. A pipeline data hazard detection with register bypassing scheme is explored for VRF to further improve the pipeline efficiency. The simulation results show that, in average, we can improve cycle count by 29.87% and code size by 29.223%.
    Relation Link: http://www.ieee.org/
    URI: http://nthur.lib.nthu.edu.tw/dspace/handle/987654321/83680
    Appears in Collections:[電機工程學系] 會議論文
    [積體電路設計技術研發中心] 會議論文
    [通訊工程研究所] 會議論文

    Files in This Item:

    File Description SizeFormat
    index.html0KbHTML607View/Open


    在NTHUR中所有的資料項目都受到原著作權保護,僅提供學術研究及教育使用,敬請尊重著作權人之權益。若須利用於商業或營利,請先取得著作權人授權。
    若發現本網站收錄之內容有侵害著作權人權益之情事,請權利人通知本網站管理者(smluo@lib.nthu.edu.tw),管理者將立即採取移除該內容等補救措施。

    SFX Query

    與系統管理員聯絡

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback