National Tsing Hua University Institutional Repository:Vector Register Design with Register Bypassing for Embedded DSP Core
English  |  正體中文  |  简体中文  |  全文笔数/总笔数 : 54367/62174 (87%)
造访人次 : 14170626      在线人数 : 67
RC Version 6.0 © Powered By DSPACE, MIT. Enhanced by NTHU Library IR team.
搜寻范围 查询小技巧:
  • 您可在西文检索词汇前后加上"双引号",以获取较精准的检索结果
  • 若欲以作者姓名搜寻,建议至进阶搜寻限定作者字段,可获得较完整数据
  • 进阶搜寻
    National Tsing Hua University Institutional Repository > 電機資訊學院 > 電機工程學系 > 會議論文  >  Vector Register Design with Register Bypassing for Embedded DSP Core


    题名: Vector Register Design with Register Bypassing for Embedded DSP Core
    作者: Ming-Yen Hong;Jen-Ming Wu
    教師: 吳仁銘
    日期: 2012
    出版者: Institute of Electrical and Electronics Engineers
    關聯: IEEE 14th International Conference on High Performance Computing and Communications (HPCC) / IEEE 9th International Conference on Embedded Software and Systems (ICESS), Liverpool, ENGLAND, JUN 25-27, 2012
    关键词: Single Instruction Multiple Data
    digital signal processor
    multimedia computing
    register file architecture
    摘要: In this paper, we address the register file design with Single Instruction Multiple Data (SIMD) for multimedia processing applications. In a 32-bit processor, for one data unit of 8-bit in width, one SIMD instruction can operate on four units at a time and thus reach data parallelism of four. The data units are regarded as subwords in SIMD processing. However, performance of SIMD is often restricted by ill subword permutation in register file. Therefore, we present a architecture of register file called Vector Register File (VRF) to improve the subwords permutation latency. Consequently, heavy data traffics between memory and register file can be avoided. A proprietary DSP core (codename Starfish) with simulation tool chain has been developed. The simulation and the debugging flow on the proprietary DSP core to evaluate the performance are presented. Several test benches, such as matrix transposition, deblocking filter, and discrete cosine transform (DCT) based on H.264/AVC, are applied for performance evaluation. A pipeline data hazard detection with register bypassing scheme is explored for VRF to further improve the pipeline efficiency. The simulation results show that, in average, we can improve cycle count by 29.87% and code size by 29.223%.
    显示于类别:[電機工程學系] 會議論文
    [積體電路設計技術研發中心] 會議論文
    [通訊工程研究所] 會議論文


    档案 描述 大小格式浏览次数


    SFX Query


    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 回馈