English  |  正體中文  |  简体中文  |  Items with full text/Total items : 54371/62179 (87%)
Visitors : 8905708      Online Users : 113
RC Version 6.0 © Powered By DSPACE, MIT. Enhanced by NTHU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version
    National Tsing Hua University Institutional Repository > 電機資訊學院 > 資訊工程學系 > 博碩士論文  >  一個快速平行的移除共同路徑悲觀的方法


    Please use this identifier to cite or link to this item: http://nthur.lib.nthu.edu.tw/dspace/handle/987654321/86679


    Title: 一個快速平行的移除共同路徑悲觀的方法
    Authors: 蔡中皓
    Tsai, Chung-Hao
    Description: GH02101062639
    碩士
    資訊工程學系
    Date: 2014
    Keywords: 時序分析;悲觀移除
    timing analysis;common path pessimism removal
    Abstract: 靜態時序分析在電路設計中是不可或缺的。為了考慮設計複雜度和因製造過程或環境因素所產生的變異,時序分析通常會使用‘最快/最慢’分離的方始來進行。這種方式能讓時序分析引擎考慮這些變異的影響。然而,這種方式的時序分析有時候會產生一些悲觀的情況,進而導致過於保守的設計。因此,在時序分析時需要透過共同路徑悲觀移除來消除。直觀的解法需要分析所有設計中的路徑,但在現在設計,邏輯閘的數量非常多,分析所有的路徑是不切實際的。在這篇論文中,我們提出一個新方法去有效的削減不必要的路徑和發展一個平行畫的引擎來快速且正確的移除共同路徑悲觀。實驗結果顯示我們的引擎比TAU 2014比賽第一名還要快且能維持100%的正確性。
    Static timing analysis has always been indispensable in integrated circuit design. In order to consider design and electrical complexities (e.g., crosstalk coupling, voltage drops) as well as manufacturing and environmental variations, timing analysis is typically done using an “early-late” split. The early-late split timing analysis enables timers to effectively account for any within-chip variation effects. However, this dual-mode analysis may introduce unnecessary pessimism, which can lead to an over conservative design. Thus, common path pessimism removal (CPPR) is introduced to eliminate this pessimism during timing
    analysis. A naive approach would require the analysis of all paths in the design. For
    today’s designs with millions of gates, enumerating all paths is impractical. In this thesis,
    we propose a new approach to effectively prune the redundant paths and develop a multithreaded
    timing analysis tool called MTimer for fast and accurate CPPR. The results show
    that our timer can achieve 3.53X speedup comparing with the winner of the TAU 2014
    contest and maintain 100% accuracy on removing common path pessimism during timing
    analysis.
    URI: http://nthur.lib.nthu.edu.tw/dspace/handle/987654321/86679
    Source: http://thesis.nthu.edu.tw/cgi-bin/gs/hugsweb.cgi?o=dnthucdr&i=sGH02101062639.id
    Appears in Collections:[資訊工程學系] 博碩士論文

    Files in This Item:

    File SizeFormat
    GH02101062639.pdf121KbAdobe PDF158View/Open


    在NTHUR中所有的資料項目都受到原著作權保護,僅提供學術研究及教育使用,敬請尊重著作權人之權益。若須利用於商業或營利,請先取得著作權人授權。
    若發現本網站收錄之內容有侵害著作權人權益之情事,請權利人通知本網站管理者(smluo@lib.nthu.edu.tw),管理者將立即採取移除該內容等補救措施。

    SFX Query

    與系統管理員聯絡

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback